

• Commissioner for Patents  
May 3, 2005  
Page 2 of 6

Serial No. 10/733,933  
Art Unit: 2816 Examiner: Luu, An T.  
IBM Docket: AUS920030779US1(4019)

### AMENDMENT OF THE CLAIMS

1. (Currently Amended) A phase-locked loop circuit, comprising:  
a multi-phase oscillator to generate more than one phases of an oscillator signal responsive to an input signal;  
a pulse generator coupled with the multi-phase oscillator to combine, via OR gate logic, pulses generated in response to a transition of a phase of the more than one phases of the oscillator signal to generate a loop clock signal, which is a multiple of the oscillator signal and related to the number of phases; and  
a comparison circuit coupled with the pulse generator to modify the input signal based upon a comparison of the loop clock signal with a reference clock signal.
2. (Original) The phase-locked loop circuit of claim 1, further comprising an output frequency divider coupled with the pulse generator to dynamically modify the loop clock signal to generate an output clock signal.
3. (Original) The phase-locked loop circuit of claim 2, wherein the output frequency divider comprises a output decremter circuit with an output pulse latch to count transitions of the loop clock signal and transition a voltage latched to an output of the pulse latch between a high voltage and a low voltage to generate the output clock signal.
4. (Original) The phase-locked loop circuit of claim 1, wherein the multi-phase oscillator comprises a voltage controlled, ring oscillator circuit.
5. (Cancelled)
6. (Original) The phase-locked loop circuit of claim 5, wherein the transition of the phase comprises a rising edge.
7. (Original) The phase-locked loop circuit of claim 1, wherein the pulse generator comprises OR gate logic to combine pulses generated for each phase.

• Commissioner for Patents  
May 3, 2005  
Page 3 of 6

Serial No. 10/733,933  
Art Unit: 2816 Examiner: Luu, An T.  
IBM Docket: AUS920030779US1(4019)

8. (Original) The phase-locked loop circuit of claim 1, wherein the comparison circuit comprises a frequency divider coupled with the pulse generator to generate a feedback control signal having a frequency comparable to a frequency associated with the reference clock signal.
9. (Original) The phase-locked loop circuit of claim 8, wherein the frequency divider comprises a feedback decremter circuit with a feedback pulse latch to count transitions of the loop clock signal and toggle an output based upon a count of the transitions, wherein toggling the output generates the feedback signal.
10. – 16. (Cancelled)
17. (Currently Amended) A method for generating an output clock signal based upon a reference clock signal, the method comprising:  
generating phases of an oscillator signal in response to an input voltage, wherein the input voltage results from a comparison of the output clock signal and a reference clock signal;  
generating pulses in response to transitions associated with the phases of the oscillator signal; and  
combining the pulses with OR gate logic to generate the output clock signal, the output clock signal being a multiple of the oscillator signal and related to the number of phases of the oscillator signal.
18. (Original) The method of claim 17, wherein further comprising dynamically adjusting a frequency of the output clock signal.
19. (Original) The method of claim 17, wherein generating phases comprises dividing the output clock signal to generate a feedback signal having a frequency comparable to a frequency of the reference clock signal to determine the input voltage.

Commissioner for Patents  
May 3, 2005  
Page 4 of 6

Serial No. 10/733,933  
Art Unit: 2816 Examiner: Luu, An T.  
IBM Docket: AUS920030779US1(4019)

20. (Original) The method of claim 17, wherein generating pulses comprises generating a pulse based upon rising edges of the phases of the oscillator signal.
21. (Currently Amended) A system comprising:  
an instruction unit of an instruction pipeline for performing operations on operands; and  
a phase-locked loop circuit coupled with the instruction unit to output a pipeline clock signal to enable the instruction unit and to synchronize operations performed by the instruction unit with operations performed by other units along the instruction pipeline, the phase-locked loop being adapted to generate more than one phases of an oscillator signal responsive to an input signal; to combine pulses generated in response to a transition of a phase of the more than one phases of the oscillator signal via OR gate logic to generate a loop clock signal, which is a multiple of the oscillator signal and related to the number of phases; and to modify the input signal based upon a comparison of the loop clock signal with the reference clock signal.
22. (Previously Presented) The system of claim 21, wherein the phase-locked loop circuit comprises an output frequency divider to divide the loop clock signal to generate the pipeline clock signal.
23. (Previously Presented) The system of claim 22, wherein the output frequency divider is adapted to divide the loop clock signal by a first divisor, the first divisor being based upon a difference in frequency between the reference clock signal and a designed pipeline frequency.
24. (Previously Presented) The system of claim 21, wherein the phase-locked loop circuit comprises a feedback-loop frequency divider to divide the loop clock signal by a second divisor to compare the loop clock signal with the reference clock signal.
25. (Previously Presented) The system of claim 24, wherein the feedback-loop frequency divider comprises:

Commissioner for Patents  
May 3, 2005  
Page 5 of 6

Serial No. 10/733,933  
Art Unit: 2816 Examiner: Luu, An T.  
IBM Docket: AUS920030779US1(4019)

- a latch to receive the second divisor, wherein the second divisor comprises at least one bit;
- a decremter circuit to count a number of transitions of the loop clock signal and to output a pulse when the number reaches the second divisor; and
- a pulse latch circuit to transition an output voltage in response to receipt of the pulse, to generate an output clock signal having a frequency of the loop clock signal divided by the second divisor.
26. (Previously Presented) The system of claim 25, wherein the decremter circuit comprises a multiplexer to decrement a divisor count from the second divisor to zero and, upon reaching zero, to reload the divisor count via the latch.
27. (Previously Presented) The system of claim 25, wherein the pulse latch circuit comprises an inverter to invert the output voltage, a first latch to latch the inverted output voltage in response to a pulse from the decremter circuit, and a second latch to latch the voltage latched at the first latch in response to a transition of the loop clock signal.